Two novel nonlinear circuits that exhibit an all-positive pinched hysteresis loop are proposed. These circuits employ two NMOS transistors, one of which operates in its triode region, in addition to two first-order filter sections. We show the equivalency to a charge-controlled resistance (memristance) in a decremental state via detailed analysis. Simulation and experimental results verify the proposed theory.
Introduction
Pinched hysteresis was proposed to be a signature of memristive devices [1, 2] , yet it can also be observed in several other nonlinear devices such as nonlinear inductors (capacitors) with quadratic-type current (voltage) dependence [3] . Finding a general model for pinched hysteresis behavior was attempted in [4] for specific devices labeled as memristors [5] . In [6] and from a simplified mathematical point of view, the following model was proposed and shown to exhibit a pinched hysteresis behavior which can fit both chargecontrolled and flux-controlled memristance definitions:
where if ( ) = V( ) and ( ) = ( ), the chargecontrolled memristance is obtained, while for the alternative setting ( ) = ( ) and ( ) = V( ), the flux-controlled memristance is obtained. In (1) , the constants and are scaling and integration time constants, respectively. Note that circuit realization of this model for the purpose of emulating its pinched hysteresis behavior in non-solid-state devices requires a multiplier block, an integrator block, and an adder [6] . Several other emulator circuits have recently been proposed in the literature [7] [8] [9] [10] [11] [12] [13] . It is important to note that (1) is nonlinear due to the multiplication term and that pinched hysteresis cannot appear in a linear system. It is also possible to include other forms of nonlinearity that apply to the shaping of the loop as a result of shaping the applied excitation. This means replacing ( ) in (1) more generally with ( ( )). Pinched hysteresis loop is generally observed as a result of applying a bipolar sinusoidal voltage or current excitation signal and is thus symmetrical around the origin. Nonsymmetrical loops can also be obtained when the pinch point is shifted away from the origin. However, an all-positive pinched loop, to the best of our knowledge, has not been demonstrated before. It is the purpose of this work to introduce two simple circuits where this behavior is observed. We rely on the inherent nonlinearity of a MOS transistor to perform the multiplication operation required by (1) in order to obtain a charge-controlled memristance. Recall that a MOS transistor current-voltage relation can be described by
2 Complexity where ds is the drain-to-source current, V gs and V ds are, respectively, the gate-to-source and drain-to-source voltage, is the threshold voltage, and is a constant in / 2 units. It is obvious from (2) that a multiplication operation is inherent through the term (V gs − )V ds . However, for an NMOS transistor, the current is unidirectional and the condition V gs > is necessary for the transistor to switch on. Therefore, if (2) is successfully reconfigured to implement (1) , an all-positive pinched hysteresis loop can be obtained. In the first part of this work, we do not attempt to remove the extra nonlinear term V 2 ds /2 and therefore it remains affecting the pinched loop. However, this effect is minimized via proper selection of the design parameters. In a later section of the work, we employ a linearization circuit to remove this quadratic term and hence ensure that only the multiplication nonlinearity term remains. As a result and comparing (2) to (1) assuming V 2 ds /2 is minimized or eliminated, it is clear that the mapping ds → ( ), V ds → ( ), and (V gs − ) → + (1/ ) ∫ 0 ( ) is necessary. To achieve this, we adopt a frequency-domain approach which also allows independent adjustment of the fixed part and the chargecontrolled part of the memristance. We stress and clarify the role played by the capacitors in the proposed circuits, which is crucial to the understanding of pinched hysteresis behavior in general, as clearly seen in [17, 18] for solid-state devices as well. Note that, in reconfiguring (2) to realize (1) via this mapping, we are essentially modifying the MOS transistor transconductance such that it is state-controlled, with the state variable being the terminal voltage of the transconductance V ds . The time constant necessary in (1) can only be obtained with an embedded capacitance (physical or parasitic) [17, 18] . Finally, it must be stated that this paper is concerned with the "pinched hysteresis behavior" as a behavior rather than with proposing yet another memristor emulator. The design concept of the circuits under study here is completely new and relies on a frequency-domain approach rather than a time-domain approach. It also shows for the first time that pinched hysteresis can even be unipolar, something not possible with memristors as they are so defined.
This manuscript is organized as follows. Section 2 looks at the proposed circuits and presents the theory behind their operation that leads to pinched hysteresis behavior. Section 3 computes the memristance of the proposed circuits, with numerical simulations, and presents pinch-off analysis of the proposed circuits. In Section 4, a method to linearize the main transistor in triode is presented which removes the extra nonlinear term V 2 ds /2 in (2). In Section 5, simulation and experimental results are presented, and finally our conclusions are given in Section 6.
The Proposed Circuits
Consider the circuits shown in Figure 1 both consisting of opamp 1 connected as a buffer and opamp 2 along with the NMOS transistor 2 as a simple voltage to current converter which converts the voltage of the noninverting terminal of 2 into a current in through NMOS transistor 1 . It is essential for 1 to remain in triode, hence acting as a transconductance. Both circuits contain a lossy integrator comprising 1 , 1 , and a DC bias voltage dc 1 required to maintain 1 in triode ( dc 1 > , DS 1 < dc 1 − ). The difference between the two circuits can be seen in their highpass filter sections. In the case of Figure 1 (a), it consists of 2 , 2 with an additional DC source 2 providing a DC voltage to the drain of 1 . For Figure 1(b) , the high-pass filter is made up of 1,2 , 2 and here the drain-to-source DC biasing of 1 comes from dc 1 through 1,2 as dc 1 , where
. Note that maintaining transistor 1 in triode in both circuits requires that dc 1 − dc 2 > and
for Figures 1(a) and 1(b), respectively. The lossy integrator of each circuit has a response given in the frequency domain which can be written as
where 1 = 1 1 . Meanwhile, the high-pass filter in Figure 1 (a) has a response
with 2 = 2 2 , and likewise the response of the high-pass filter in Figure 1 
where = 2 2 and = ( 1 // 2 ) 2 . Clearly, both highpass filters provide a leading phase shift by different amounts while DC biasing voltages are allowed to be passed on to the transistor 1 to set DS 1 . For an input voltage of amplitude and frequency in the form V in ( ) = sin( ) + dc 1 , it follows that the time dependent GS voltage of 1 is
while the time dependent DS voltages in Figures 1(a) and 1(b) are, respectively,
where, for (7), < dc 2 and < dc 1 , respectively. Substituting (6)- (7) into (2) yields after considerable simplification for Figure 1 (a), and
for Figure 1 (b). The coefficients of the sin(⋅) and cos(⋅) terms in (8) and (9) are given in Table 1 . Note that, with the exception of̂o ff , all coefficients in Table 1 are frequency dependent. This implies that it is necessary to choose proper values for time constants in order to observe the hysteresis behavior.
Close inspection of (8) under the assumption that 2 ≅ /2 − 1 shows that it can be rewritten in the dimensionless form
where ( ) = sin( − 1 ) represents an already phase shifted input signal. The term in the square brackets is clearly similar to (1) while additional( ) anḋ2( ) terms outside the brackets are unwanted and will result in a nonsymmetrical loop. Note that the offset terms off and off present are a result of the input being DC level shifted. However, using (10) and assuming that is sufficiently large such that the second and third terms are negligible and in addition translating the origin to ( 0 , 0 ) = ( off , off ), we obtain
which compared to (1) has the slightly modified form
Finally, in comparison with other circuits which also exhibit pinched hysteresis behavior and some of which are labeled as analog memristor emulators as shown in Table 2 , about half of them use discrete multiplier blocks which are inefficient. By far, the vast majority use second-generation current conveyors with the only commercial one being the AD844, and several use additional hardware in the form of buffers, multiplexers, diodes, and switches. If the total component count is used as a figure of merit, then the proposed circuits of Figure 1 have the lowest count with their main drawback being operation in one quadrant. Note that even though our proposed circuits are listed among those identified as "memristors" or "memristor emulators," we refrain from labeling our proposed circuits as "memristor emulators" and simply label them as among circuits having pinched hysteresis behavior.
Charge-Controlled Resistance (Memristance) Calculation
Using (11) and setting
where ref is an arbitrary reference current and is an arbitrary scaling resistor, the memristance value for Figure 1 (a) can be obtained as
where ( ) is the electrical charge. Note that since the input signal has a fixed = 1/ , we can rewrite this memristance as
which has a fixed resistive part equal to | 1 (1/ )| and a charge-controlled part equal to
It is thus clear that while the transfer function 1 controls the magnitude of both parts, 2 can change the magnitude of the charge-controlled part alone. Note that this memristance is decremental [6] . Furthermore, note that, for sufficiently high frequency such that ≫ 1/ 1 , | 1 ( )| ≈ 1/ 1 and it follows that the fixed part of the realized memristance is approximately ( / 1 ). However, for sufficiently high frequency such that ≫ 1/ 2 , we also note that | 2 ( )| ≈ 1 and therefore the realized memristance can be approximated as
We can further express the electrical charge as ( ) = 1 V 1 ( ) since the only capacitor in the circuit in this case capable of holding a charge is 1 following the fact that | 2 ( )| ≈ 1. Accordingly,
where V 1 ( ) is the normalized (by 1 ) voltage across 1 . In a final step, we may freely express the period of the applied signal as a ratio of 1 (i.e., = 1 ) leading to the simplified expression
if we select the arbitrary reference resistance as = 1 . Note that, for the condition ≫ 1/ 1 to be satisfied, it follows that ≪ 1.
The expression in (16) is significantly important for two aspects:
(i) It shows that although the circuit has an all-positive input resistance, theoretically and according to (16) , the memristance is not always positive. However, it remains positive because the origin has been already shifted to ( 0 , 0 ) = ( off , off ). With reference back to the origin ( 0 , 0 ) = (0, 0), (16) then becomes (ii) It highlights the significance and necessity of the existence of a capacitor in order to hold the charge. In this circuit, this capacitor is 1 ; however, in solidstate devices, this capacitor may well be a parasitic capacitor or equivalent of parasitic capacitances as observed in [17, 18] . It thus appears to the authors that it is not possible to isolate the appearance of pinched hysteresis loops from the existence of a capacitive effect.
In a similar manner, the memristance of the circuit in Figure 1 (b) can be obtained as
which unlike (13) has a fixed resistive part equal to | 1 (1/ )| but an identical charge-controlled part. Noting that | 2 (1/ )| = for 1/ ≫ 1/ 1 and making the same assumptions as before, a generalized expression for can be given as
where and that 2 ≈ 2 = /2 − 1 . In this figure, we see that neither loop is symmetrical which is attributed to the( ) anḋ2( ) terms (see (10) ) and the phase shift term introduced by the lossy integrator. In the second plot, shown in Figure 3 (9) compared to the circuit of Figure 1(a) or (8) . Therefore, we select = 0.5 V and = 0.3 V for the two circuits, respectively, in this case.
Pinch Point Analysis.
The unique form of (8) and (9) allows for a closed-loop solution of the pinch-off point in these circuits. It can be shown after considerable simplification that (8) and (9) have a pinch-off point [̂i n ,̂i n ] given bŷi
wherê(
and the subscripts , refer to (8) and (9), respectively. The frequency dependent nature of (20) makes their analysis difficult; however, several observations can be deduced. First, (Θ) can be positive or negative depending on the values of 1 , 2 , and 2 as observed in Figure 3 . In addition, 2 plays an important role even though it is not the main charge holding or integrating capacitor. In Figure 1(a) , its minor role is to block dc 1 as dc 2 is passed, but in both circuits, its main contribution is to add a leading phase shift opposed to the lagging phase shift caused by 1 . For example, in the circuit of Figure 1(b) , in the absence of 2 , that is, if 2 = 0, then sin( 2 ) = sin(2 2 ) = 0, because 2 = 0, and with | 2 ( )| = , (21) reduces tô(Θ) = dc 1 / , settinĝi n = 0. That is, no pinch point will occur.
Secondly, under the assumption 2 = 1 , we find that in = dc 1 when tan( 1 ) =̂/̂or when dc 2 = ( dc 1 − )/2. Under this condition, 1 remains in triode so long as 
2 + 1)
Likewise, the value for in the circuit of Figure 1 (b) that results in̂i n = dc 1 can be expressed as
In both general cases, (22) and (23) are frequency dependent, the exception being when = 1 for (22), but both can be minimized for frequency dependance by ensuring that 1 > 1, > 1, and > 1. Sample plots of the I-V characteristic for the circuit of Figure 1 Note that because = 1 and dc 2 = ( dc 1 − )/2, in = dc 1 is independent of the input frequency which is verified at the three frequencies = [500, 800, 1500] Hz, as theoretically predicted. In Figure 4 (b), V in ( ) and in ( ) are plotted as a function of time. Finally, no pinch point occurs when̂(Θ) = dc 1 / or (Θ) = − dc 1 / and if = 1 this happens at the two frequencies 1,2 :
Furthermore, if dc 2 = (1/2)( dc 1 − ), a unique frequency at which no pinch point exists is
In the case of Figure 1(b) , no easy closed-loop form of the solution exists, but when = 1 the frequencies at which the pinch point occurs can be obtained by numerically solving, for , the equation
when̂(Θ) = − dc 1 / , where
Linearization of 1
It is possible to reduce the distortion in 1 as a result of the 2 ds /2 term in (2) by a number of techniques. One such technique is bisection of the input range first popularized by [19] [20] [21] and exploited by many others. Consider therefore the circuit shown in Figure 5 are to function as an adder as first proposed by [22] in the use of low voltage multipliers. Under the correct bias conditions, it follows that V = V gs + V ds ℎ , and then given that both 1 and 2 have the same V ds and each drain current is governed by 1 
/2], the total current through 1 and 2 simplifies to = 1 + 2 = 2 (V gs − )V ds ℎ or an equivalent resistance of eq = 1/2 ( gs − ). Under these conditions, (8) and (9) change to
and for Figure 1 (b)
where the new coefficients̃,̃, and̃are given in Table 3 .
Comparing (8)- (9) with (29)- (30) and likewise Tables 1 and  3 , one notices fewer terms for the linearized resistor, with coefficients̃=̂and̃=̂. In addition, both̃>̂and Figure 5 .
off >̂o ff , with all other terms in the coefficients being equal. The corresponding new pinch point [̃i n ,̃i n ] is given bỹ
wherẽ
The benefits to linearizing 1 are immediately clear upon close inspection of (31)-(33). In particular, for the circuit of Figure 1 (a) in the general case when 2 = 1 , the general solution tõ(Θ) = 0 now yields
which, for = 1, implies that, for̃i n = dc 1 , dc 2 is chosen such that dc 2 = dc 1 − . Of course, under these conditions, the composite linearized resistor is at the edge of the triode and a more practical solution would be for a given ̸ = 1, , and 1 to simply choose (
For the circuit of Figure 1 (b) employing a linearized 1 , the choice of does not affect the pinch point; however, the value of dc 1 that results iñi n = dc 1 is given by
which is still frequency dependent, but minimization is still possible if 1 > 1, > 1, and > 1. Last but not least, no pinching occurs for the circuit of Figure 1 (a) using the linearized resistor at frequencies
assuming 2 = 1 and at
for the circuit of Figure 1 (b) when = 1 = .
Simulation and Experimental Results
The circuits in Figures 1(a) and 1(b) were simulated and built experimentally. In the sections that follow, simulations of Figures 1(a) and 1(b) without and with linearization of 1 were conducted. For the experiments, off-the-shelf discrete components were used without linearization of 1 .
Simulation Results: Without 1
Linearization. For simulation purposes, Cadence was used employing the Design Kit offered by the AMS 0.35 m CMOS process. The opamp utilized in simulations is demonstrated in Figure 6 , where the bias scheme was DD = − SS = 5 V and = 300 A. The MOS transistors' aspect ratio is given in Table 4 with = 140 Ω and = 2pF to achieve a phase margin of 60 ∘ . Also, the aspect ratio of transistor 1 in Figure 1(a) was 100 m/1 m; for 2 , the aspect ratio was 12 m/2 m and thus its gain factor was = 1 mA/V 2 . The resistor and capacitor values used in simulations were 1 = 820 Ω and 1 = 2 = 470 nF and, therefore, 1 = 2 . The DC voltages were dc 1 = 2 V and dc 2 = 0.74 V. Considering a sinusoidal input with 700 mV amplitude and variable frequency, the obtained in -in characteristics, for = 600 Hz, 1 kHz, and 1.5 kHz, are demonstrated in Figure 7 . The time-domain behavior of the scheme in Figure 1(a) is demonstrated in Figure 8 for a 1 kHz input voltage. Likewise, Figure 9 with the corresponding time-domain behavior shown in Figure 10 for a 700 Hz input voltage. The effect of 2 in the operation of the topology in Figure 1 (b) has also been studied under the conditions 2 = 0.4 1 , 0.56 1 , and 0.7 1 , which sets = 0.26, 0.36, and 0.41, respectively. The derived in − in characteristics, for = 700 Hz, are given in Figure 11 . 1 Linearization. The improved linear resistor shown in Figure 5 was also used for linearizing transistor 1 . The power supply voltage was equal to 2 V and the aspect ratio of 1 -2 and 5 -6 was 1 m/2 m, while for 3 -4 it was 3.2 m/2 m. Considering a sinusoidal input with 700 mV amplitude and variable frequency, the obtained in -in characteristics, for the circuit in Figure 1(a) , derived at the same conditions as in the previous subsection, and for = 600 Hz, 1 kHz, and 1.5 kHz, are demonstrated in Figure 12 . The corresponding time-domain behavior is depicted in Figure 13 for a 1 kHz input voltage. In a similar way, the plots for the circuit in Figure 1(b) , obtained at the same conditions as in the previous subsection, are given in Figure 14 . The time-domain behavior is given in Figure 15 for a 700 Hz input voltage.
Simulation Results: With

Experimental Results.
In the first of a series of experimental tests, the circuit of Figure 1 (a) was constructed using 741 opamps powered by a ±15 V supply. The resistor and capacitor values used were 1 = 2 = 820 Ω and 1 = 2 = 470 nF ensuring that 1 = 2 . Transistors 1 and 2 were taken from Fairchild's dual complementary pair CD4007CN chip. The DC biasing voltages used were dc 1 = 4.6 V, dc 2 = 1.12 V, and = 1V pp . The current in was measured by inserting a 10 Ω resistor in series with V in and measuring the voltage drop across this resistor using an instrumentation amplifier with a gain of 10; that is, in = V 10Ω . The results of V in versus in are shown in Figure 16 for several frequencies starting at 1 kHz with the pinch point remaining nearly constant for dc 2 = 1.12 V. Note that this result is consistent with (22) where SPICE models for the CD4007 (the actual value of is both foundry and process dependent but unfortunately actual data on the CD4007CN chips used was not available) place in the order of around 2∼2.3V. Bending of the lobes can be observed towards a downward trend when the frequency is decreased below 1 kHz and upwards when the frequency is increased above 1 kHz. The usable range of this circuit was found to be from 300 Hz to 10 kHz. Note that the lower frequency limit on the operation of the circuit (300 Hz) is also consistent with (25) where, for dc 2 = (1/2)( dc 1 − ), 1 = 820 Ω, 1 = 470 nF, with 1 = 2 , yields a calculated value of 1,2 = 292 Hz. The upper frequency limit was observed when the lobes of the pinch hysteresis were too close to be distinguishable and in addition would also be set by limitations associated with 2 losing gain in its closed-loop configuration with
In a second experimental test, the circuit of Figure 1 (b) was set up and the resistor and capacitor values used were 1 = 2 = 2 kΩ and 1 = 2 = 470 nF ensuring that = 1 . The current in was likewise measured through a 10 Ω resistor using an instrumentation amplifier set to a gain of 10. Resistor 1 was adjusted by a potentiometer at a value of 1 = 1031 Ω which set = 0.34. Input voltages were set at dc 1 = 4 V and = 3 V pp and the initial frequency was set at 700 Hz. The results shown in Figure 17 indicate that the pinch point and symmetry of the lobes are highly dependent on the input frequency. For this configuration, pinching was lost for frequencies below 300 Hz and above 10 kHz. Finally, it should be mentioned that the circuits of Figures  1(a) and 1 (b) were also tested using different time constants such as 1 ̸ = 2 and 1 ̸ = and all results not shown here were consistent with the expected theory.
Conclusion
Two simple nonlinear circuits that exhibit unipolar pinched hysteresis behavior were presented in this paper. The multiplication-type nonlinearity between a state variable and its past history, as given in (1) , is fundamental in obtaining pinched hysteresis although the past history can also be replaced by the rate of change of the present state as shown in [3] . In this work, this multiplication is simply achieved using the MOS transistor transconductance equation. The proposed circuits have been analyzed, their pinch points were determined, and their behavior was verified in Matlab and experimentally. A method of linearization that enables the elimination of undesired higher-order nonlinear terms was also examined and verified via simulations in Cadence. Of significant importance in this work is the clarification of the role played by the charge holding capacitor in the value of the charge-controlled memristance. We argue that, in all solid-state devices that have been fabricated and that show pinched hysteresis, a parasitic capacitor combined with a modulation-type (multiplication-type) nonlinearity is behind the appearance of this behavior. Arguably, the authors of [18] conclude that both "memory resistance and memory capacitance must coexist."
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